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The U.S. Navy is actively engaged in promoting the application of state-of-the-art and 
commercial-off-the-shelf technologies to realize cost-effective platforms. In particular, 
research and development is focused on improving producibility, enhancing operational 
flexibility, maximizing survivability, decreasing manning requirements and decreasing 
overall system cost. From the power system perspective, these goals have translated into 
research initiatives seeking to reduce the size and weight of the principle distribution 
components and to optimize the operation and survivability of key system elements. The 
principle initiative, the development of an Integrated Power System (IPS) architecture [ 13, 
considers the implementation of a DC Zonal Electric Distribution System @C ZEDS). 
A zonal architecture [2] has a number of advantages over the current radial distribution 
architecture. The radial network includes generators supplying switchboards then a myriad 
of feeder cables strewn throughout the ship to provide power to vital and non-vital 
electrical loads. The zonal architecture is based on implementing a port and starboard bus 
and sectioning the ship service electrical loads into a number of zones delineated by 
watertight bulkhead compartments. Vital loads within a zone are connected to either bus 
via an auctioneering process.' The advantages of zonal include the elimination of a 
significant amount of feeder cables, main busses only transition watertight compartments, 
the ship may be fabricated and tested in zones, and ship construction is markedly simplified. 
The DC ZEDS program is investigating the feasibility of zonal dc distribution. In DC 
ZEDS, the ac generator voltages are immediately rectified and approximately 1100 Vdc is 
sent to the port and starboard busses. Each bus is connected to an electrical zone through a 
power converter called a Ship Service Converter Module (SSCM). The SSCM buffers the 
main bus and intra-zonal loads, monitors zone conditions, and adjusts and regulates the 
main bus voltage downward to a level commensurate with dc-to-ac inverter requirements 
(approximately 950 Vdc). Three-phase and single-phase ac voltages are synthesized within 
a zone by a power converter called a Ship Service Inverter Module (SSIM). The SSIM 
employs "intelligent" feedback control to provide tightly-regulated ac voltage and current to 
the corresponding loads. In addition, ,the SSIM on-board intelligence facilitates rapid 
current limiting which allows for a degree of self protection. It is envisioned th'at 
standardized converter modules will be paralleled to achieve the required zone power 
requirements. 
The principle benefits of DC ZEDS are that fault detection and clearing are both 
simpler and faster and that faults are now isolated to a particular zone. The time lag 
associated with initiating ac bus transfers is virtually eliminated, enhancing the integrity of 
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power flow to critical electrical apparatus. In addition, DC ZEDS eliminates the need for 
most of the distribution transformers and ac switchgear providing substantial savings in size 
and weight. The ready availability of feedback-controlled dc-to-ac inverters facilitates the 
application of variable speed drives which in turn optimize the operation of blowers and 
pumps while implementing an automatic limiting of the in-rush currents experienced when 
starting large motors. DC ZEDS also eliminates the requirement that the ship service 
generators be operated at 60 Hz. This allows for a more optimized generator design in 
terms of size, weight and cost. Finally SSCMs and SSlMs are multifbnctional and allow for 
the inclusion of more intelligent power management and fault protection. 
The current Reduced Scale Advanced Development @SAD) versions of the SSCMs 
are hard-switched converters operating with switching frequencies on the order of 4kHz. It 
is desirable to maximize the switching frequency so as to reduce the converter size and 
weight and to facilitate a higher control bandwidth and therefore a faster transient response. 
Once again in most military or mobile applications, it is key to maximize the converter 
power density by minimizing the size of the magnetic components and the filtering 
capacitors. Unfortunately, higher switching frequencies correspond to higher switching 
losses. Each time a switch is closed with a non-zero voltage across it and then current is 
made to flow through it, a power loss occurs. The same happens during turn-off when the 
switch is transitioned into its blocking state. The aggregate switching losses show up as 
heat in the semiconductor device and the converter itself. This then requires the derating of 
the switch devices and more elaborate cooling procedures and heat-sinking for the 
apparatus. At high enough switching frequency, the hard-switched circuit can no longer be 
used. In addition, the large dV/dt and d / d t  conditions introduced by har&switching 
semiconductor devices result in considerable Electromagnetic Interference (EM) which 
may vex system integrators. 
Converter topologies which result in zero-voltage and/or zero-current switchings are 
termed soft-switching converters. Since many of these architectures employ LC-resonance 
to achieve the zero-voltage or zero-current conditions, these converters are broadly called 
resonant converters. This report seeks to provide a brief overview of resonant converters 
then will set forth an in-depth analysis of a particular candidate topology which offers 
promise for use as an SSCM. 
The following classification for resonant dc-dc converters may be adopted: 
0 Load-resonant converters 
0 Resonant-switch converters 
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Other resonant topologies exist but are generally relevant to dc-ac inverters (ie., resonant 
dc-link and high-frequency-link integral-half-cycle converters). 
Load-resonant converters employ either a series or parallel LC-resonant tank circuit to 
achieve the zero voltage and/or zero current switching. Power flow is controlled by the 
resonant tank impedance, which in turn is controlled by the switching frequency. Mohan 
[3] hrther subclassifies these converters as 
1. Voltage-source series-resonant converters 
a. Series-loaded resonant (SLR) converters 
b. Parallel-loaded resonant (PLR) converters 
c. Hybrid-resonant converters 
2. Current-source parallel-resonant converters 
3. Class-E and subclass-E resonant converters 
These converters are not attractive for application in DC ZEDS since their desirable 
resonant properties are load dependent and the switching frequency control complicates the 
design, analysis and operation. ' 
In resonant switch converters, an LC-resonance is used during a portion of a cycle to 
shape the switch voltage and current characteristics to realize the zero-voltage and/or zero- 
current switchings. Mohan [3] fbrther categorizes these converters according to 
1.Zero-voltage switching (ZVS) 
2.' Zero-current switching (ZCS) 
3.Zero-voltage switching, clamped-voltage (ZVS-CV) , ' 
These converters are more attractive for application in DC ZEDS since the resonance 
properties are less sensitive to the load resistance and the control may use fixed-frequency 
Pulse-Width-Modulation (PW. Several representative topologies are considered in this 
section. 
I The literature 'is replete with sofibswitching dc-dc converter topologies and control 
strategies. The emergence of the zero-current-switching quasi-resonant converter family 
occurred in 1987 [4]. These circuits, however, offer no solution for the turn-on switching 
losses and were soon followed by the development of a zero-voltage-switching technique 
"51. This was also a quasi-resonant circuit and it suffered from transistor voltage stresses 
that were load dependent. Parasitic ringing caused by the junction capacitance of the 
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rectifying diode also resulted in regulation and stability problems. Some of these issues 
were later addressed by the development of the ZVS multi-resonant converter [6]. 
Unfortunately, these converters employ variable switching frequency control which makes it 
difficult to optimize the design of the filter components and control loop. From this 
standpoint, fixed-frequency operation is clearly desirable. 
Two early examples of constant-frequency ZVS resonant-mode converters include [7]- 
[S]. The remainder of this section will document a rlumber of recent topologies that are 
candidates for application in DC ZEDS. The basic circuit layouts are presented and, where 
appropriate, the advantages and disadvantages of each are highlighted. The first candidate 
[9] is illustrated in Figure 1. This is a ZVS PWM buck converter topology where the 
auxiliary circuit consists of an active switch Sr, diodes D, and D2, and reactive elements Lf, 
C1 and C2. The details of operation of this circuit are not presented here but suffice it to 
say that the control is simple. The principle disadvantage of the circuit is that there are 
additional diode dr0p.s in both the forward path and the resonant path. So even though 
there is no additional voltage or current stress on the main switch Sl., there are important 
new losses to account for in the auxiliary circuitry. 
. .  
L r Dr Sr 
I vl '-7 
Figure 1 - Zero-Voltage-Transition PWM Buck Converter 
R 
The second candidate circuit [lo] is a constant switching frequency ZVS-PWM buck 
converter, illustrated in Figure 2. It consists of two power switches (Sl, D1 and S2, D2), 
two free-wheeling diodes (D3 and D4), a resonant inductor and capacitor & and Cr) and 
the output filter. Its main claim of advantage is that it operates over a wide range of load 
with small losses. The principle disadvantages are that there are two switches in the main 
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path, two diodes in the freewheeling path and there is a mode in which S2 can experience 
swit&ing losses. 
Figure 2 - ZCS-ZVS PWM Buck Converter 
The next candidate circuit [ll] is a constant switching frequency ZVS-PWM buck 
converter, illustrated in Figure 3. It differs from a conventional PWM buck by the addition 
of a resonant network consisting of inductor L, capacitor G, an auxiliary switch Sr, an 
auxiliary diode Dr and two input sources V1 and V2. The attractive features of the circuit 
are that the zero-voltage switching is independent of the load current, the voltage across the 
main switch is clamped to the input voltage (independent of load), and operation is at 
constant frequency. The main detraction is the requirement of two sources. This aspect, 
however, is important in DC ZEDS and thus this circuit must be discounted from hrther 
consideration. 
Figure 3 - Zero-Voltage-Transition PWM Converter 
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The fourth circuit [ 121 is a constant frequency ZVS quasi-resonant buck converter and 
is depicted in Figure 4. S1 is the principle switch, L and C, form the resonant circuit 
together with switch S2.  The novel feature of this circuit is that the output voltage is 
regulated by controlling the freewheeling period of the resonant inductor. The 
disadvantages include the requirement of a series diode with S2 since the current through L 
must be bidirectional. This current freewheeling through Lf is not an optimal situation from 
the standpoint of losses. Also, the control for this converter is somewhat involved and the 
gating for the main switch must be well-timed to ensure that the circuit transitions to the 
correct mode. The resonant cycle is initiated by the turn-off of the main switch versus the 
turn-on. 
R 
Figure 4 - ZVS Quasi-Resonant Buck Converter 
The circuit illustrated in Figure 5 is the candidate topology described in [13]. This is an 
example of a single-switch ZVS-CV dc-dc converter. One immediate advantage of this 
circuit is that it is derived by simply adding components to the conventional buck circuit. 
Also, the requirement of a single switch is very attractive from the standpoint of control and 
minimizing active components. The circuit performs very well in terms of voltage stresses 
on the transistor and freewheeling diode. The disadvantages include the requirement of 
frequency control, though since only one switch is required, this is not overwhelming. The 
voltage control of the buck is limited to output-to-input voltage ratios extending from 0.5 
to unity. As a consequence, the dynamic range of the control is quite limited and would 
probably not be acceptable for regulating large swinging loads. The control may also be 
viewed as being more "difficult" since the resonant cycle is initiated by turning the main 
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switch OK Thus, despite being attractive from the standpoint of part minimization, the 
entire control would have to be reformulated to modify existing DC ZEDS hardware. 
Figure 5 - Single-Switch ZVS Clamped-Voltage Buckconverter 
The fifth cahdidate [14] is illustrated in Figure 6. This circuit is precisely the same as 
that described in El21 except for the inclusion of a capacitor across the main diode. The 
capacitor eliminates a ringing problem on the main diode but also introduces additional 
dynamics that must be considered in the design process. This point together with the 
'disadvantages described with [ 121 eliminated this circuit as an option. 
Figure 6 - PWM ZVS Multi-Resonant Converter 
The sixth candidate circuit [15]-[16] is illustrated in Figure 7. This is a constant 
frequency PWM buck circuit which employs both ZVS and ZCS switching characteristics. 
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Switch S2 is the main switch that ptovides the PWM operation. Switch S1 is the auxiliary 
switch responsible for charging the resonant capacitor G. The circuit appears to have 
excellent characteristics with no problems regarding voltage or current stresses on the 
switches. It does require a series diode in the resonant circuit and the auxiliary circuit does 
feed off of the load and not the source. This aspect of the auxiliary circuit feeding off the 
load seems to be a topological departure that may be undesirable from the standpoints of 
feedback and isolation. 
Figure 7 - ZCS-ZVS PWM Buck Converter 
The final candidate circuit [17] is illustrated in Figure 8. This circuit is a fixed- 
frequency ZVS buck converter. Only a single source is required for operation. The , 
resonant cycle initiates the closing of the main switch. Existing hardware can be modified 
to assemble the circuit. Constant switching frequency control is used. There are no wide 
constraints on the admissible output-to-input voltage ratio. Semiconductor switch stresses 
are not significantly increased. As a consequence, this circuit will be the focus of the 
remainder of this report. 
It will be our intent to explain precisely how this circuit operates, document the 
equations and logic required to implement an ACSL simulation, describe representative 
output waveforms from this simulation, provide design specifications and analysis to aid in 
component selection, characterize PSPICE simulation results and set forth some additional 
fabrication nuances. 
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Figure 8 - ZVS PWM Buck Converter 
> 
> > R  
. .  
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I. Principle of Operation 
The literature is replete with various topologies and switching strategies for resonant 
dc-dc converters [4-171. The circuit under consideration [17] was selected owing to its 
simplicity and similitude to the hard-switched buck converters being evaluated by the Naval ' 
Surface Warfare Center, Annapolis Detachment. In particular, as illustrated in Figure 9, the 
resonant soft-switching properties are realized by inserting a number of diodes, capacitors 
and a single auxiliary switch into the hard-switched buck configuration. In this section, the 
qualitative details of operation are explained. Later sections document the modeling, 
R 
Figure 9 - Proposed Candidate Circuit [17] 
The operation of the circuit is best explained by considering one steady-state switching 
cycle which consists of eightmodes. For each mode a circuit schematic is referenced which 
depicts the principle path(s) of current through the various devices. In addition, the mode 
initial conditions and transition condition(s) are documented. Initially continuous current 
conduction mode is assumed. Extensions to discontinuous current conduction are addressed 
in a later section. 
A hard-switched dc-dc buck chopper operates by cyclically closing the main switch (Sm). 
In voltage-mode control, a duty cycle signal specifies the portion of the switching period T, 
that S, is closed (D = ton / T,). While S m  is closed, the inductor current iL builds up, 
charging up the output capacitor and supplying current to the load. When S, is opened, the 
inductor current free-wheels through D m ,  decaying linearly, and the capacitor discharges 
into the load. When S, is closed, the fi l l  dc input voltage is impressed across the switch and 
switching losses occur. The object of the resonant converter is to realize zero voltage 
across S, at the moment it is closed. 
a ' ,  
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Mode 1 
Mode 1 corresponds to the portion of the switching period in which the main diode Dm 
is conducting iL .  The current paths are documented in Figure 10 (solid lines). Note, the 
output capacitor voltage is at its steady-state regulated value, Vc = DVdc, capacitor C,l is 
charged to the input dc voltage, Vml = Vdc, capacitor C,z is completely discharged, 
Vn2 = OV, and there is no current flowing in the resonant inductor L ,  i, = OA . During 
mode 1, the inductor current is ramping downward with a negative potential of 
approximately - Vc across it. The transition to mode 2 occurs when the inductor current is 
at its minimum value, iL = IL,min, and the auxiliary switch, S,, is activated. 
I I .  
I .  
*.-.-_ . . :_. ‘. _ . .  - I ’  1 .  
C + V C  {R 
Figure10 - Circuit in Mode 1 
Mode 2 , 
With S, closed and Dm conducting, the voltage across L, is approximately Vk. The 
current paths for mode 2 are illustrated in Figure 11. Since sir = Vdc / L, , the resonant 
inductor current ramps up quickly until i, = iL (where i L  is still quite close to IL,mjn). At this 
point, the main diode D m  is starved of current and turns off. With D, off, the right node of 
C,I is no longer common with the bottom rail and thus Crl is not in parallel with V A  
Therefore, Vcrl is now free to change as dictated by the resonant circuit. 
Figure 11 - Circuit in Mode 2 
Mode 3 
A resonant condition is now set up to enable Vc,I to change as illustrated in Figure 12. 
The initial conditions are ir = iL and V,, = Vdc. The L, and Crl loop drives Vc,~ down 
towards the new equilibrium condition of Vml = OV.. The diode D, prevents VcrI from 
resonating past approximately - 1V. At this point, the near zero voltage condition on the 
main switch has been realized. 
i4- I I  - i  
vdc R 
I I -  I 
Figure 12 - Circuit in Mode 3 ’ ’ 
Once Vc,l obtains a slight negative charge, D, becomes forward biased and the circuit 
topology of Figure 13 governs operation. 
-13- 
Sm L 
c i Sa 1 * .  
: .,i ' s D1 ... i:.. 
i:,::. D2 [ .__ _ . 4' ;-- .... : ..., . .  
DY 




Figure 14 - Circuit Following Turn-on of S m  (Mode 4) 
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Mode 5 
The auxiliary switch So is opened initiating the transfer of the remainder of iL to the main 
switch S,,,. This transfer is illustrated in Figure 15. Since ir must continue to flow, diode DI 
turns on and the previously uncharged Cr2 begins to charge. The resonant loop formed by Lr 
and Cr2 drives ir to zero then diode DI is current starved and Cr2 stops charging. At this 
point, all of the main inductor current is being carried by S,. 
R 
Figure 15 - Circuit in Mode 5 . .  
Mode 5x 
If the charging of resonant capacitor voltage Vcr2 attempts to exceed VdC, then diode 0 2  
The "new" decay path for ir is illustrated in Figure 16. With becomes'fonvard biased. 
' ; i ~  i, = -Vdc / Lr , ir quickly decays to zero while Vcrz is frozen at approximately VdC. d 
vdc R 
Figure 16 - Circuit in Mode 5x 
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Mode 7 or mode 8 is initiated by opening the main switch Sm.  The circuit is now 
transitioning to the state required for the next firing of the auxiliary switch So. Whether 
mode 7 or mode 8 is entered depends on the level to which Vcr~ has been charged. If Vcr2 is 
less than Vdc, then operation is described by mode 7; otherwise, operation skips to mode 8. 
R 
Figure 18 - Circuit in Mode 7 
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Mode 7 
Recall, Vcrl is initially at approximately zero volts. When's, is opened, the current iL 
must stay continuous and therefore will flow through Crl. This current path is documented 
in Figure 18. Since VD2 = Val + Vcr2 - V,,, the charging of Cr1 will eventually cause VDZ to 
go positive so that Dz is forward biased and begins conducting. This transitions operation to 
Mode 8. 
Mode 8 
With V,, = Vm, + Vcr2 - Vdc and Crl charging, DZ begins conducting and the governing 
circuit is illustrated in Figure 19. Since Kirchhoffs Current Law demands that 
V,, + Vcr2 = Vdc , as Crl is charging, C,2 must be discharging. Mode 8 completes when Vcrl 
charges slightly past V& and Vcr2 is approximately zero. 
Dx 
; . . . . . -. ; .*;------j 
* i Vcrl i 
I . I  
,..I 
. .  
R 
Figure 19 - Circuit in Mode 8 
Mode 1 is re-initiated once VCr1 charges slightly past Vdc and the main diode D m  becomes 
forward biased since V', = VWl - V,, . Based also on the fact that with Vcrl + V,, = Vdc, 
implying that Crz is discharged, all of the inductor current iL is transferred to 0,. The 
current paths are highlighted in Figure 20. The next cycle is now ready to take place as 
V,, = OV , z, = OA and Vcr, = V,, . 
-17-
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Figure 20 - Circuit in Mode 1 
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11. Dynamic Modeling of Modes 
Each of the eight modes previously described are governed by a set of differential 
equations prescribed by the circuit configuration. The transitions between modes are 
specified by conditions on the network state variables. This section documents the state 
equations for each mode and sets forth each transition constraint. 
For the circuit under consideration [17], the state variables correspond to the currents 
or voltages of the five energy storage elements. In particular, iL, V,, Vcrl, V,, and i, are 
the state variables. All equations are derived assuming zero switch and diode conduction 
drops, ideal inductors and capacitors, and a.stiff dc input voltage source. The following 
equations describe the corresponding dynamics for each mode. 
Mode 1 
The dynamics are derived by analyzing the circuit depicted in Figure 10. 
d .  ' vc 
-1L = -- dt L 
d 1 .  VC -vc = --IL - - dt C RC. 
For the quantities not changing, they are held at the values .achieved at the end of mode. 8. 
The circuit transitions to mode 2 when a gating signal is applied to the auxiliary switch 
S,. This signal is synchronized with the clocking signal used to activate the main switch 
in a later mode. 
Mode 2 
The dynamics are derived by analyzing the circuit depicted in Figure 11. 
d .  VC 
-1L = -- dt L 
d 1 .  VC -v, = CIL - RC 
dt 
.. 
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These equations govern circuit operation up until i, = i,. At this point, the 
transitions to mode 3 operation. 
Mode 3 
The dynamics are derived by analyzing the circuit depicted in Figure 12. 




d ' 1  VC 
Vcr 1 
Lr 
-vc dt = C i L  - - RC 









The initial condition of Vcrl is approximately Vdc as set by a subsequent mode. Also, 
diode D, constrains Vcrl from going negative. Thus, Vcrl must be monitored for this 
condition in order for the circuit to correctly transition to mode 4. 
Mode 4 
Mode 4 is initiated when either Vcrl = OV (if that condition is used in the control) or 
when the main switch is closed as dictated by the duty-cycle control. The dynamics are 
derived by analyzing the circuit depicted in either Figure 13 or 14. 










XVC'I = 0 (2.19) 
(2.20) 
The current through the main switch is given by 
I, = 1L - 1, (2.21) 
Mode 5 
Mode 5 is initiated when the auxiliary switch is turned off. The turn off may be 
specified based on some sensed variable or based simply on a timing criterion (more on 
this later). The dynamics are derived by analyzing the circuit depicted in Figure 15. 
d 1 VC -Vc = z i L  - RC 
dt 
d 






These dynamics govern up until ir decays to zero or if V, increases up to V,,, then the 
circuit transitions to mode 5x. 
Mode 5x 
If Vcr2 tries to go above Vdc then 
so that 
vcr2 = vdc 




This mode persists up until ir goes to zero. 
Mode 6 
Mode 6 is entered once i, goes to zero and the governing equations are found upon 
inspection of Figure 17. 
. . 
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d .  vdc - vc 
-1L = 
dt L 
d 1 .  VC -vc = -IL - - dt C R C  
d -ir = 0 
dt 
d 






For the above, Vcr2 is held at some positive value between zero and vdc and ir is held at 
zero. These equations hold until the main switch is opened. 
Mode 7 
If Vcrl is less than V&, then the state variable dynamics are given by analysis of 
Figure 18. 
d .  vdc - '  vc - vcrl 
. L  Z ' L  = 
d .  zlr = 0 
(2.35) 





These equations hold up until Vcrl + Vcr2 = vdc. At which point, D2 begins conducting 
and the circuit transitions to the next mode. 
Mode 8 
The dynamic equations are found by analysis of Figure 19. 
d .  Vcr2 - Vc 
-1L =' dt 
d 1 .  VC -vc = -IL - - 
L 
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(2.43) 
Since VcrZ is algebraically related to state and input as shown in Figure 19, it is 
constrained by 
d .  Zl' = 0 
vcr2 = vdc - Vcrl (2.44) 
These equations govern operation up until Vcrl = Vdc. That transition condition then 
moves operation back to mode 1. 
This section has set forth the dynamic equations for the individual modes together 
with the transition conditions. The next section outlines how these equations are 
incorporated into a dynamic ACSL simulation. 
" 4  
.. 
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111. ACSL Dynamic Simulation 
In most instances, an ACSL representation of a power converter employs simplifying 
assumptions in modeling switching elements such as transistors or diodes. The conduction 
voltages and reverse currents are typically orders of magnitude smaller than the converter 
input/output voltages and currents. As a result, a conducting transistor or diode is modeled 
as a short circuit (or with a small voltage drop and/or small resistance) and a non- 
conducting transistor or diode is modeled as an open circuit (or a large resistance). Thus, 
the ACSL simulation is more focussed on representing the input/output characteristics of 
the circuit and is not intended to faithfully reproduce switch behavior or quantify switching 
losses. Such device-level nuances, which are critical in a design, are more appropriately 
studied with a software package like PSPICE. The ACSL simulation enables quick study 
of issues relating to control, the sizing of circuit parameters, and the investigation of gross 
waveforms during steady-state and transient conditions. 
In modeling a network such as the soft-switching buck chopper, the first steps are to 
understand how the circuit is intended to be operated and identify the individual "modes" 
that govern operation. The equations governing each mode are then set forth together with 
the necessary conditions required to enter the mode. Often times auxiliary devices such as 
small capacitors, small inductances or large resistances must be inserted into a network to 
either arrive at a consistent set of equations of in order to establish voltages or currents 
required for the transitioning logic. For example, establishing the forward bias of a diode 
or determining when the current flowing through an SCR drops below the holding current: 
The keys then are to not m i s s  any modes and to correctly program the transition between 
modes. 
For the circuit under consideration [17], it was found that no anciliary devices were 
required for the simulation. The network state variables togthe: with the switch actuation 
signals were sufficient to uniquely identify the required modes of operation. The following 
hierarchy of logic was used: the conduction status for the main and auxiliary switches were 
based on an oscillator signal which was simply a function of time, the conduction status of 
the three diodes was determined based on the switch status and the state variables, the 
conduction status of the switches and diodes was then used to program the circuit mode of 
opeiation, and knowing the circuit mode, the correct set of differential equations could be 
assigned and numerically integrated. 
, 
A ramp waveform at the desired switching frequency was generated with an 
amplitude which ranged from zero to the switching period. Three times (ta, tP and 9) were 
then used to fix the main and auxiliary switching instances. As the ramp resets to zero, the 
auxiliary switch is gated, initiating the cycle. Upon hitting the first specified time, t,, the 
main switch is closed. The second specified time, tP, turns off the auxiliary switch and the 
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third specified time, t,,, turns off the main switch. Each of these times, of course, could be 
made part of the feedback control and could be functions of the state or circuit variables. 
For instance, if Vcrl has not been sufficiently discharged so that zero volts exist across the 
main switch, then t, may be suppressed so that S ,  is not gated and destroyed. The logical 
variable dutym represents the conduction status of the main switch (TRUE is conducting 
and FALSE is non-conducting) while logical variable dutya represents the conduction 
status of the auxiliary switch. 
The next phase of modeling entailed identifying the conditions necessary for each 
diode to begin conducting and to cease conducting. It was decided to not utilize 
SCHEDULE statements to do this but instead to formulate an IF-THEN-ELSE construct. 
This sacrifices some precision since the exact moment of the penetration of a boundary 
condition may be slightly off. Subsequent simulation studies confirmed that the roundoff 
error was trivial and further motivated avoidance of the added complexity of the 
SCHEDULE statements. The error is minimized by selecting a suitably small integration 
time step (maxt). 
The main diode conducts when both switches are open and the voltage VcRl is greater 
than the input dc voltage. If the main switch is conducting, the dc voltage reverse biases 
the main diode, and it shuts off. ,Also, the main diode stops conducting if the auxiliary 
switch is on, the main switch is off and the resonant current has ramped up to the value of 
the main inductor current (effectively starving it of current). Diode Dl conducts when the 
main switch is closed, the auxiliary switch is open and the resonant inductor current is 
flowing. This diode then turns off when that current attempts to go negative. Diode D2 
turns on under two situations. First, if the main switch is conducting and VcR2 is greater 
than the input voltage, then D2 is forward biased. Second, if neither switch is on, diode 
D, is not forward biased by VcR1, and VcRl + VcR2 is greater than the input dc voltage, 
then D, is forward biased and will be conducting. Diode D, stops conducting either when 
D, begins conducting or when the main switch is gated and the resonant inductor current i, 
drops to zero. 
The above conditions can be arranged in the following IF-THEN-ELSE construct 
where the variables Dmcond, Dlcond, and D2cond represent 8 1  the conduction status of D, 
Dl and D,, respectively. 
IF (dutym) THEN 
Dmcond = .FALSE. 
IF (VcR2 .GE. Vdc) THEN 
ENDIF 
IF (iR .LE. 0.0) THEN 
D2cond = .TRUE. 
- 25 - 
D2cond = .FALSE. 
IF (.NOT.(dutya)) THEN 
ENDIF 
IF (.NOT.(dutya)) THEN 
ENDIF 
Dlcond = .FALSE. 
ELSE 
Dlcond = .TRUE. 
ENDIF 
IF ((iR .GE. iL) .AND. (dutya)) THEN 
ENDIF 
IF (.NOT.(dutya)) THEN 
ELSE 
Dmcond = .FALSE. 
IF (VcRl .GE. Vdc) THEN 
Dmcond = .TRUE. 
D2cond = .FALSE. 









The actuation signals for the main and auxiliary switches are functions of time and 
the conduction of diodes D,, D, and D, are functions of the switch conduction and the 
state variables. Once the conduction status of each of these five devices is identified, the 
particular mode of operation may be found. This is accomplished by using 'another IF- 
THEN-ELSE construct. SCHEDULE 'statements would unduly complicate the program. 
The logic is listed below where the integer variable mode specifies the resultant 
configuration. Mode 5x is renamed mode 9 for convenience. 
IF (dutym) THEN 
IF (dutya) THEN 
ELSE 
mode = 4 
IF (D2cond) TEEN 
ELSE 
mode = 9 
IF (Dlcond) THEN 
ELSE 
ENDIF 
mode = 5 
mode = 6 




IF (dutya) THEN 
IF (Dmcond) THEN 
ELSE 
ENDIF 
IF (Dmcond) THEN 
ELSE 
mode = 2 
mode = 3 
ELSE 
mode = 1 
IF (D2cond) THEN 
ELSE 
mode = 8 





The remainder of the program implements the appropriate state equations based on the 
identified mode. That is, given the mode, the appropriate set of differential equations are 
set forth. Note, that the equation for -V, is the same for each mode so this equation 
may be included outside and separate of the the various IF constructs. 
d 
dt 
IF (mode .EQ. 1) THEN 
diL = -VcL  . 
diR' = 0.0 
dVcRl = 0.0 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 2) THEN 
diL = -VcL 
diR = VdcLR 
dVcRl = 0.0 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 3) THEN 
diL = (Vdc-Vc-VcRl)L 
diR =VcRlLR 
dVcRl = (iL - iR)/CRl 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 4) THEN 
, 
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diL = (Vdc-Vc)/L 
diR = 0.0 
dVcRl = 0.0 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 5 )  THEN 
diL = (Vdc-Vc)/L 
diR = -VcR2/LR 
dVcRl = 0.0 
dVcR2 = iWCR2 
ENDIF 
IF (mode .EQ. 9) THEN 
diL = (Vdc-Vc)/L 
diR = -Vdc/LR 
dVcRl = 0.0 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 6)  THEN 
diL = {Vdc-Vc)L 
diR = 0.0 
dVcRl = 0.0 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 7) THEN 
diL = (Vdc-Vc-VcRl)/L 
diR = 0.0 
dVcRl = iL/CRl 
dVcR2 = 0.0 
ENDIF 
IF (mode .EQ. 8) THEN 
diL = (VcR2-Vc)L 
diR = 0.0 
dVcRl = iL/(CRl+CR2) 
dVcR2 = -iL/(CRl+CR2) 
ENDIF 
dVc = (iL-(Vc/R))/C 
In ACSL, the differential equations are then numerically integrated via a user- 
specified algorithm. The following 'integration' statements are required: 
iL = INTEG(diL, iLic) 
Vc = INTEG(dVc, Vcic) 
iR = INTEG(diR, iRic) . 
VcRl = LIMINT(dVcrl,vcRlic,O.O,l.Oe6) 
VcR2 = INTEG(dVcR2, VcR2ic) 
where iLic, Vcic, iRic, VcRlic and VcWic are the initial conditions of the state variables. 
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Lz42.5mH 
Cr2=1.0pF 
The LIMINT statement is required for VcRl since that,capacitor voltage is restricted from 
going negative by the diode D,. 
C=400pF L,= 1.4mH C,,=O.l PF 
VdC=50V R=19SZ fsw = 2 kHz 
A simulation was developed and evaluated for a representative system operating open 
loop. The parameters listed in Table 1 were used in the subsequent studies. 
Table 1. Parameters Used in Preliminary ACSL Simulations 
In terms of gating signals, it is assumed that the auxiliary switch is activated at the 
. That is with the beginning of the switching interval, t,= -, tp= -, and += -
fundamental switching period of 500psec, the main switch is fired 100psec after the 
auxiliary switch, the auxiliary switch is turned off 25psec later and the main switch is left 
on for a total of 250psec. The length of time the auxiliary switchis gated prior to turning 
on the main switch is exaggerated together with the size of the resonant circuit parameters 
'in order to illustrate the circuit modes .of operation. 
Tsw Tsw 7 Tsw 
5 4 10 
The first study was conducted using the fourth-order Runge-Kutta integration ' 
algorithm with a time step of m a t  = 1.Oe-7. The simulation was run until steady state 
(approximately O.lsec) and then one switching cycle of data was collected. The 
waveforms are illustrated in Figures 21 and 22. In Figure 21, the switch actuation signals 
are shown together with the current mode of operation of the converter. In Figure 22, the 
five state variables are depicted. The circuit is initially shown operating in mode 1, the 
main diode is conducting and both switches are open. At approximately O.lOlSsec, the 
auxiliary switch is energized and i, rapidly builds to the value of i, (mode 2). The 
capacitor voltage across the main switch, Vcrl, then resonates down towards zero volts 
(mode 3). Once Vcrl hits zero volts, diode D, turns on and i, is held at approximately 2A 
till 0.1016sec at which point the main switch is activated (mode 4). The auxiliary switch 
is turned off 25psec later (mode 5)  and Vcr2 begins to rapidly charge up to Vslc while i, 
decays down towards zero. At about 0.10165, Vcr2 is completely charged and operation 
switches to mode 5x (mode 9). The resonant inductor current eventually falls to zero and 
the circuit transitions to mode 6. Now the main switch carries the full inductor current. 
Since Vcr2 has charged to Vdc, the circuit next enters mode 8 at approximately 0.10185sec 
when the main switch is opened. At this point, capacitor C,, is charging while capacitor 
C,, is discharging. The circuit re-eneters mode 1 when Vcrl has charged sufficiently to 
forward-bias the main diode. 
.. 
a ' ,  
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The simulation was structured so that the various resonant phenomenon were visible 
within a single switching cycle. Obviously, the resonant parameters should be selected 
much smaller so that the resonant intervals are but a fraction of the cycle. The point of the 
simulation was to further illustrate the modes of operation and demonstrate how ACSL 
could be used to predict system dynamics. A discussion on how to assemble more 
representative component values is presented in a subsequent section. An interesting point 
to note is that despite the fact that the main switch is operating with a duty cycle of 0.5, 
vdc the output voltage is actually greater than -. This occurs because the resonant cycle is 
2 
a large part of the overall switching cycle. In particular, modes 3 and 4 constitute 
additional charging modes in addtion to the actual time that the main switch is closed. 
Thus, the effective "on" time of the main switch is lengthened by these modes and the 
output voltage is anticipated to be higher. If we desire that the duty cycle of the main 
switch control the output voltage, then the resonant circuit should be designed to minimize 
the time in modes 3 and 4. 
A second study was conducted in which the load resistance was made much larger, 
R =  95 Q. Once again the converter was run till the steady state and data collected from a 
switching cycle. The results are illustrated in Figures 23 and 24. Shortly after O.l014sec, 
the converter transitions to mode '1 where the main diode conducts the inductor current. 
Then at O.lOlSsec, the auxiliary switch is activated and i, quickly builds to i,. Here we 
notice that since the inductor current is much smaller, the converter remains only briefly in 
mode 2. Next, C,, resonates down to zero volts. This time is independent of the load 
situation as documented in the subsequent analysis. The converter then operates for a 
substantial amount of time with i, freewheeling through diode D,. The main switch closes 
. 
at ,0.1016sec and. 2 5 p e c  later the auxiliary switch is opened; During mode 5, the 
capacitor voltage Vcr2 builds but does not reach Vdc before i, decays to zero. Thus, for 
this situation, the circuit does not enter mode 5x (mode 9). The circuit then operates 
normally in mode 6 with the main switch conducting all of the main inductor current. 
When the main switch opens at 0.10185sec, the circuit briefly enters mode 7 since V, is 
not at Vdc. The voltage Vcrl charges up to the level of VCr2 transitioning the circuit to 
mode 8. At this point, Vcrl continues charging up to Vd, while V, decays back to zero. 
Once again, it is clear from the plot of V, that the 50% duty cycle of the main switch 
is not resulting in the output voltage being -. The extended period of time in mode 3 
results in a substantially larger effective duty cycle and the voltage rises above 35V. This 
effect can be minimized by proper design of the auxiliary circuitry. 
vdc 
2 
The ACSL simulation appears to offer a very convenient tool for assessing the current 
through and voltage across the various network components. This is particularly useful for 
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the proper selection of device ratings. In addition, the simulation facilitates the 
examination of the timing of the gating signals which is another crucial issue. 
A simulation tool is very useful in the design process; however, engineering judgment 
often times supercedes the iterative simulation process. The next section reports on the 
analysis of the converter from a design perspective. It outlines the approximate governing 
equations and sets forth a rationale for selecting component values. In addition, it lays out 



































.r [ ) 
u%- w 
N m
dl 1 I 1 1 
0.10140 0.10150 0.10160 f.10170 0.10180 0.10190 0 .lo200 
, 
Figure 24 - Converter State Variables (R=95Q) 
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IV. Parameter Design 
For the circuit under consideration [17], the design engineer must select five 
component values: the main inductance L, the main output capacitance C, the resonant 
inductance L,, and the two resonant capacitances C,, and Cr2. In addition, the designer 
must specify the switching frequency and establish the criteria for turning S, off. A 
control algorithm must be formulated and suitably fast diodes selected for the network. 
One nuance that has thus far been overlooked is the presence of Crl directly across switch 
S,. If there exists any charge on C,, when S, is closed, the switch could be stressed or 
destroyed. Therefore, it is probably more proper to think of this capacitance as internal to 
the switch itself. For this section and in order to gain an appreciation for the dependence 
of the parameter values on the circuit operation, we will assume that C,, is a passive 
component that we will choose. . 
The basic design of a buck chopper is well understood and will be briefly highlighted 
next. For convenience, the following specifications are assumed: the input voltage V,, is a 
fixed 300V, the desired output voltage Vout is 208V, the rated output load is 3kW, the 
switching frequency is set at 20kHz, and the output ripple should be less than 0.5V. The 
main inductor is sized principally to ensure that the, converter remains in the continuous 
current conduction mode for all loads greater than 10% of rated (qat = 14.42Q). With the 
nominal duty cycle given by 
D o = - -  208v - 0.6933 
300 V 
and the load resistance at 10% power given by 
Refit = 10Rrat = 144.2Q 
I 
I The critical inductance is found to be 




where fs is the switching frequency in Hz. Let’s assume we fix L= 1.3 mH to provide a bit 
of margin. Next, the minimum capacitance is estimated from the following steady-state 
ripple constraint: , I  
n 
Y O  
8 L f,” A V, c .  m n = (Vd, - V,,,) = 30.7 PF (4.4) 
where AVO,, is the assumed peak-to-peak output ripple of 0 3 .  The actual selection of 
the capacitor is strongly influenced by the control loop design. If C is selected too small 
then there is insufficient energy in the capacitor to maintain the output voltage during a 
transient. If C is selected too large then small variations in the output voltage result in the 
energy in the' capacitor compared to what the inductor can handle. In this case, we will 
postulate that C = 400 p.F yields a good compromise between available energy for transients 
and dynamic range in the control loop. 
For rated load, it is also of interest to quantify the expected ripple current. The 
minimum steady-state inductor current is found to be 
while the maximum steady-state inductor current is found to be 
The resonant parameters may be estimated once the equations governing the various 
modes are solved analytically. Fortunately as derived, each mode is governed by a set of 
linear differential equations which are readily solved using Laplace transform techniques. 
In pdrticular, during mode 2 when the resonant inductor current is charging. up to 
approximately the minimum of the inductor current, the following holds: 
t (4.7) 1, = -
Assuming that the inductor current does not change much during mode 3, the resonant 
capacitor voltage decays according to 
vdc 
Lr 
while the resonant inductor current builds according to I 
(4.8) 
Here, we have assumed that 't' starts at the end of mode 2. For simplicity, the following 
equations will make similar assumptions -- that the symbol 't' is zero at the beginning of 
the respective mode. The time in mode 4 is fixed by the delay between closing Sm and 
opening S,. The initial conditions for mode 5 are VCr2(0) = 0 and the resonant inductor 
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r 1 
(4.11) 
If we asume that Vcr2 charges up to Vdc prior to i, decaying to zero, then the circuit enters 
mode 5x. If we further assume that i, decays to ir5 at the end of mode 5, then the 
following holds for mode 5x: 
t - vdc 1, - l,5 - -
Lr 
(4.12) 
Mode 6 is then entered and the main switch conducts until the control specifies that S, 
open. If we assume that Vcr2 has charged up to Vdc (as we did above), then the circuit 
transitions to mode 8. Capacitor Ccr2 discharges and Ccrl charges. At this point, the 
inductor current is at its maximum value and if we assume that we'iize the capacitor 
sufficiently small so that the main inductor current does not appreciably change over this 
interval then 
(4.13) 
The above equations provide a blueprint for estimating the required resonant 
parameters. First of all, we understand that the resonant portions of the cycle should be 
very small relative to the fundamental switching period. That is, the circuit should be in 
mode 6 for approximately DOT,, = 35psec and in mode 1 for approximately 
( 1 Do)T,, = 15psec. To illustrate the sizing of the various parameters, let's assume that 
we wish to be in mode 2 no longer than 1.5psec (probably a bit high of a choice). It 
follows from (4.7) that 
vdc 1.5 psec 
L, = = 34.11.j~H 
ILmin 
(4.14) 
From (4.8), we see that during mode 3, it will take a quarter cycle for Vcrl to decay to 
zero. If we fix this time at 0.3 psec, we have a mechanism for finding Crl. 
7 c -  - dL, Crl = 0.3 psec 
2 
(4.15) 
which results in 
C,, = 1nF (4.16) 
During this quarter cycle, the resonant inductor current builds to a maximum established 
from (4.9) to be 
I, 
(4.17) 
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The remaining paramter is Cr2. We understand that during mode 8, the voltage Vcrl must 
rise to Vdc. Let's assume that we want this to happen in 0.2psec. Plugging into (4.13) 
(4.18) 
and solving for Cr2 yields 
Cr2 = 9.4nF (4.19) 
We have not used the modeling equations for modes 5 and 5x so let's return to them and 
examine how much time the circuit operates in those two modes. 
(4.20) 
Solving for the time 'required for V, to charge to 300 V yields 
t5 = 0.194psec (4.21) 
I 
During t5 equation (4.11). predicts that i, decays down to 
'r5 . - 13.95A 
I 
(4.22) 
Therefore, the circuit enters mode 5x and the required decay time is found from (4.12) to 
be 
1.59 psec tsx = - = 4.5 Lr 
vdc 
(4.23)' 
If resonant parameter values Lr = 34.1 1 pH, Crl = 1 nF and Cr2 = 9.4nF are not 
Due to the highly oscillatory response of the buck chopper output filter, feedback 
control is required to guarantee acceptable transient response and steady-state regulation. 
The authors have primarily emphasized voltage-mode control techniques in past efforts, 
taking advantage of Pulse-Width-Modulation chips that were well understood and readily 
available. Higher control bandwidths are realizable going to current-mode control; 
however, additional subtleties exist. In this section, a basic multi-loop voltage-mode 
control will be reviewed to illustrate this porkon of the design process. 
acceptable (as shown by simulation), then the process can be iterated. 
The duty cycle equation for the multi-loop control with feedforward is given by I 
Vref d(t) = - 
vdc 
(4.24) 
- h, ~v ~ p w m  j ( Vout - Vref) dt - hi K, Kpwm ( iL - iout 
where hv, h,, and hi are the feedback gains, Kv and K,  are the voltage and current sensor 
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gains, Kpwm is the gain of the pwm modulator chip, Vref is the desired output voltage, and 
iout is the sensed output current. Here we have assumed that the unit is operating in 
isolation and we are not concerned with parallel operation. Parallel operation can be 
incorporated using droop techniques, current wire or frequency-injection approaches. For 
now, we will omit this discussion and further assume that the resonant portion of the 
circuit has been designed properly so that for the frequencies under consideration, the 
resonant portion of the cycle is transparent. 
One can note in (4.24) that the current feedback term significantly increases the speed 
- 7  
V ref 
VdC 
of response while the feedfonvard term, - , minimizes the impact of changes in the 
input voltage. 
If Vref is assumed constant and a resistive load is assumed at the output, then a set of 
linear differential equations govern the operation of the buck chopper. A desired 
characteristic polynomial may be specified as 
s3 + d2s2 t dls  + do (4.25) 
where the coefficients transmit information about the pole locations and thus the transient 
response. By coefficient matching with the characteristic equation of the buck chopper 
with the above duty cycle equation inserted, we uncover the following gain relationships 
. 




The control gains are minimized if the closed-loop poles are clustered using a Bessel 
function polynomial approximation. The pole locations are specified by 
s1,2 = -0.74550 +/- jO.71120 (4.29) 
~3 = -0.94200 (4.30) 
where o is the desired closed-loop bandwidth. First, o must be sized at least one decade 
smaller than the radian switching frequency ( 2 '7c 20,000 ) to prevent unwanted controller 
interactions. Second, selection of o should not require excessive duty cycle control effort 
which introduces unwanted noise in the controller. Third, o must be large enough to 
produce the required transient response times. Based on these criteria, let's consider 
o = 3000rad/sec (4.3 1) 
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This results in a characteristic equation that leads to the following pole locations 
s1,2 = -2237 +/- j2134 (4.32) 
~3 = -2826 (4.33) 
hv Kv Kpwm = 0.03514 
h,KvKpwm = 46.80 (4.35) 
and gain slections 
(4.34) 
hiK,Kpwm = 0.03088 (4.36) 
With these gains and the load resistance at R =  144.2Q (10% of rated power), the closed- 
loop poles shift to the following locations: 
= -2271 +/- j 2286 s1,2 
~3 = -2601 
Since the poles remain in the same general 
range of continuous conduction mode. 




The above parameters were next employed in an open-loop ACSL simulation. This 
time the auxiliary switch is gated on at the beginning of the switching cycle, the maip 
switch is gated on 2.5psec later, the auxiliary switch is then turned-off following an 
additional 2.5 psec, and finally the main switch is turned off 37.17 psec into the switching 
cycle. This results in a net on-time of 34.67psec for the main switch or a duty cycle Of 
0.6934. With the switching frequency increased to 20kHz, the integration time step was 
decreased to maxt=l.Oe-8. The converter was run till the steady state (approximately 
0.04sec) and data was then collected. The results are presented in Figures 25-28. The first 
two figures capture the circuit variables during the initial modes. Note that modes 3 and 4 
now only occupy approximately 3psec. As a consequence, the output voltage does track 
the prescribed duty cycle fairly well. the desired output voltage was 208V whereas the 
actual output voltage is about 213V. Note also that i, obtains a maximum value consistent 
with the design equations and that the circuit does maintain zero volts across the main 
switch for soft switching. The time interval in modes 3 and 4 can be further minimized by 
' gating the main switch on earlier in the cycle and any residual voltage error may be 
removed by proper design of the feedback control law. The next two figures capture the 
response at the end of the cycle. The middle portion of the response has the circuit 
operating entirely in mode 6 (not very exciting to illustrate in a plot). At the end of the 
cycle when the main switch opens, we recognize that V, is at Vd,, so the converter 
transitions to mode 8 where Vcrl now charges back up to v d c  in anticipation of the next 
auxiliary cycle. The circuit then transitions to mode 1 in which the main diode conducts 
t ,  
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and both switches are open. The ACSL simulation confirms the basic design analysis and 
further illustrates the design guidance that can be obtained from conducting various studies. 
The next section of the report details several important design nuances that are critical in 
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Figure 25 - Switch Actuation Signals and Converter Mode of Operation 




Figure 26- Converter State Variables 

























Figure 27 - Switch Actuation Signals and Converter Mode of Operation 










Figure 28 - Converter State Variables 
(vdc=3oov, R=14.42R, 2OkHz, End of cycle) 
0 .  
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V. Design Nuances 
As with any circuit, component choice and placement is critical to proper 
operation. Improper component choice, such as using electrolytic instead of ceramic 
capacitors for bypassing, can cause switch and diode stresses and failures in power 
switching circuits. The result is the same if inductive loops exist in critical paths due to 
poor component layout. Below is an outline containing some necessary steps for proper 
operation of the chosen resonant converter. 
Since all of the diodes are in switching paths or in a resonant loop they must be 
fast or ultra-fast recovery diodes. These diodes should have a reverse recovery time (tn) 
less than or equal to the turn-on and turn-off times of the main and auxiliary switches. In 
the extreme case where tn is large and the switching frequency is relatively high, a slow 
diode would simply act like a short in both directions causing a catastrophic failure in the 
weakest component. There appears to be no normal or transient mode of operation where 
D, will conduct when using the ideal model for the circuit. However, D, may be 
necessary because of switch body capacitance.as will be seen in section VI which contains 
the PSPICE model of the circuit. 
@ .________________._____._ < 
Figure 29 - Proposed Circuit with Node Designations 
In order to eliminate potential overvoltages in the circuit, inductive paths between 
switching elements (transistors and diodes) and other components must be limited. Even a 
small inductance in series with a power MOSFET can destroy the device at the turn-off 
point of the switch. The following is a description of important node connections and 
parallel component connections. For both types of connections, the components referred 
, 
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to should have the minimum practical lead length between component bodies. The critical 
node connections are listed in Table 2 according to the node numbers found in Figure 29. 
As can be seen in the table, the components that require the low inductive loops are 
referenced to the node. 
TABLE 2 - Inductive Loop Component to Node Designation 
Node I Components I 
2 
5 
The resonant capacitors Cr1 and Cr2 and the.input capacitor Ci, should be high- 
frequency non-electrolytic capacitors to minimize ESR and ESL. A ceramic capacitor 
would be a good choice since these capacitances will be lower than luf for switching 
frequencies in excess of 20kHz. The output capacitance should be a combination of high- 
quality electrolytic capacitors for bulk capacitance and ceramic capacitors for noise and 
high-frequency spikes. 'The ceramic portion of C needs to be included in the low inductive 
loop path as listed in Table 2.  However, it is not important for the electrolytic portion of 
C to be included in the low inductive path. As shown in the schematic, the input should be 
bypassed with an LC-network at minimum to decouple the line from the load. A standard 
off-the-shelf filter can be used if power levels are sufficiently low (4500W). However, 
node 1 is a low inductive path so Ci, will need to be used even if a standard filter is 
chosen. 
Further, if Sm does not contain an internal fast recovery antiparallel diode ox) an
external diode will need to be added. Even though the switches are supposed to be under 
low switching stress because of the resonant operation, an MOV with very short lead 
lengths should be connected to each switch to prevent any unintentional or unforeseen 
voltage spikes from destroying the switches. 
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Additionally, S, must be protected against unintentionally discharging Cr1. 
Although the on-time for the auxiliary switch may be set to a constant, it is recommended 
that a lock-out circuit be used to prevent the main switch fkom turning on if V,1>0. If 
any charge exists on the Cr1, S, would likely be stressed or destroyed. This lock-out may 
be accomplished most easily with the use of a cross-over detector connected in parallel 
with Sm. 
Another area of interest is component ratings. Component voltage and current 
ratings are best chosen via simulation. However, for any specified topology some general 
guidelines can be established. For this design all semiconductors, transistors and diodes, 
should have a voltage rating >vdc plus margin. The average current ratings should be >IR 
plus margin and the peak current ratings should be > I L ~ =  plus margin. As expected the 
input capacitance, Ch, must be able to handle the source voltage along with any variation 
in the source voltage. The output capacitance, C, must have a minimum rating of V,. 
Further, the most critical specifications for the main inductance, L, are its dc current rating 
and fiequency capability. L should maintain its rated inductance at full current and not 
saturate. 
The last topic in this section to be considered is placement of sensors for the 
purposes of monitoring and control. For control purposes it would be most useful to have 
voltage sensors at node 1 and node 2 to obtain the input and output voltages. This will 
allow a feedfonvard loop if desired and the use of a voltage loop. Further, current sensors 
on the main inductor L and the load $11 allow for a current loop as well as estimating the 
transient and switch currents. The transient current can be used to speed up response and 
the peak inductor current to assure that switch ratings are not exceeded. All sensors 
should be optically or magnetically isolated and the control board as well as the power 
section should have good ground planes. The two isolated ground planes should be 
connected electrostatically via a high impedance to prevent, static discharge (-1MR). 
The, final section of the report documents a PSPICE simulation of the candidate 
network. The PSPICE 'simulation is intended to validate the 'ACSL model and provide 
krther device-level guidance. 
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VI. PSPICE Simulation 
'PSPICE is a simulation package which allows the designer to model a circuit at the 
component level. That is, diodes and transistors are represented in detail and not simply 
approximated as short-circuits or open-circuits as was done in the ACSL simulation. 
These device nuances are often times critical to circuit operation, especially for high- 
power and circuits employing high switching frequencies. Therefore in this effort, it was 
deemed important to assemble a PSPICE model of the proposed circuit [17] to both 
validate the ACSL representation and to focus in on the non-ideal aspects of the switching 
elements. In addition, PSPICE facilitates the determination of the circuit efficiency which 
is of primary interest in a resonant converter. 
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Figure 30 - PSPICE Model of the Chosen Circuit 
, The basic PSPICE circuit is assembled using the schematic capture facilities of the 
program. The schematic for the low-voltage 2kHz circuit is illustrated in Figure 30. Note 
that pulse generators are used to drive the MOSFETS and a small series resistance is 
inserted to limit the current drawn. A small resistance is inserted in series with Crl to 
model ESR effects. The circuit diodes are fast-recovery diodes selected from the parts 
library. A study was structured identical to the one reported on in the ASCL Simulation 
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section of this report. As is clear from Figure 30, the same component parameters were 
used and the same open-loop switch actuation signals were programmed. The results for 
the 19a load are documented in Figures 3 1-33. 
The resonant current i, in Figure 31 appears to closely match the ACSL result of 
Figure 22. The principle differences are the slight slope at the peak and the fact that the 
current goes negative for a brief amount of time. During this interval, diode D, is carrying 
the current. The rates of rise and fall of the two resonant capacitor voltages are very 
similar to those portrayed in Figure 22. In Figure 32, the startup characteristics are 
illustrated showing how the output capacitor voltage and the main inductor current build 
to their steady-state values. Note that the final values are in strong agreement with those 
from Figure 22. In addition, a plot of efficiency was included to illustrate how the circuit 
operates above 92% efficiency. Figure 33 shows a steady-state cycle of the output 
voltage and main inductor current, once again in tight agreement with the ACSL results. 
The next set of curves document operation of the same circuit with the load resistance 
changed to R=95a. The data is recorded in Figures 34-36. The voltage V,2 is shown to 
not rise to v d c  and the shape is remarkably similar to the waveform of Figure 24. The 
amplitude of the resonant inductor current is also close to the ACSL simulation, modulus 
the differences mentioned above. The dual positive slope on the Val waveform appears in 
the PSPICE results as ‘it did in the ASCL study. From these results, it appears that the 
ACSL representation is a valid tool at the low frequency and input voltages. Figure 35 
documents the startup waveforms for the capacitor voltage, main inductor current and the 
circuit efficiency. The circuit efficiency is noticeably lower at the light load; however, the 
system has not yet settled to a quiescent point. Note that the converter remains in the 
continuous conduction mode and, as noted in Figure 36, the level and ripple content of the 
waveforms established by the PSPICE model closely match those predicted by ACSL. 
Any deviations are due to the fact that PSPICE is representing voltage drops and losses 
that are not accounted for in the ACSL model. I *  
With the low-frequency, low-voltage circuit validated with the ACSL representation, 
the next step was to convert the model to the 2OHz 3OOV-in circuit. The result is 
depicted in Figure 37. Initially, MOSFETS were used as the switching components. 
Figures 38-40 document the results. The main switch appears to be soft-switching but an 
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anomaly was observed with regards to the resonant inductor current. It appears that the 
body capacitance of S, is maintaining the voltage at node 4 (Figure 29) while the voltage 
at node 2 drops due to Sm opening. This induces a positive current in the resonant 
inductor which is maintained through the loop consisting of D1, D2, and Dm. In actuality, 
it is displacing current that is flowing through Dm into the load. It is unclear that this 
would occur with actual hardware and would require hrther study. If problems are 
evidenced with the MOSFET switches, a lower body capacitance device may need to be 
substituted and investigated in'the circuit (such as an IGBT). 
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(b) Inductor Current iL 
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Figure 37 - High Power PSPICE Model 
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(c) Current Through Resonant Inductor Lr 
Figure 38- Vdc=300V, R=l4.420, 20kHz 
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Conclusion 
The Navy's interest in implementing a DC Zonal Electric Distribution System (DC 
ZEDS) in the next generation of surface combatant (SC-21) has lead to considerable 
research work into both dc-dc converters and dc-ac inverters. The dc-dc converters, coined 
Ship Service Converter Modules (SSCMs), are intended to be multi-functional units 
containing the power section, sensing components and the requisite DSP control hardware 
and software. The SSCM requirements are somewhat unique as compared to most other 
dc-dc converter power supply applications. First off, the SSCM will be high power, with 
unit ratings on board ship exceeding 1OOkW. It is also desirable that the switching 
frequency of the SSCM be maximized to facilitate a compact design with the highest 
possible control bandwidth. The SSCM is a step-down converter and must be very 
efficient to reduce distribution losses. The construction must be rugged to ensure a high 
degree of reliability in the hostile environment of a surface combatant. Finally, the SSCM 
must be capable of parallel operation so that multiple such units can be combined to source 
larger loads while sharing the output current proportionately. 
' Currently, SSCM prototypes are hard-switched converters. Each time the switching 
elements are turned on or off, a switching loss is encountered. Therefore, the fast 
switching frequencies required for a rapid transient response are ultimately limited by the 
maximum admissible switching losses imposed by the switch, heat sink and cooling 
process. In addition, the abrupt circuit changes in a hard-switched converter leads to 
considerable EM1 that contributes further design complications. Thus, switching losses, 
switch stresses and EM1 concerns have motivated the consideration of a relatively new 
class of converters called resonant converters. 
Several resonant converter topologies were briefly introduced in the Background 
section of this repoh. There is a variety of different circuits. Some operate with a fixed 
switching frequency while some require the switching frequency to be varied in order to 
exert regulation over the output voltage. The bulk of the circuits described operate under 
Zero-Voltage-Switching (ZVS) or Zero-Current-Switching (ZCS) conditions. There are 
quasi-resonant converters and multi-resonant converters. Fortunately, there are no quasi- 
multi-resonant converters. From the list of candidate topologies, one circuit emerged with 
several attractive features and with no over-riding negative concern. In particular, the 
candidate circuit was such that existing hardware could be easily modified to accommodate 
the additional auxiliary circuit components. Also, the control is very straightforward and 
will not require significant re-engineering. The circuit does not exhibit any large voltage 
or current stresses and the auxiliary 'circuit does not introduce any significant losses. 
Finally, the soft-switching characteristics of the converter can be extended over a large 
load range, down to light load. 
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This report has sought to accomplish the following six tasks as pertained to the 
selected circuit. First, the modes of operation were identified in the sequence of a normal 
steady-state cycle. Next, the differential equations governing each mode were identified 
and the transition conditions between the various modes clarified. Third, an ACSL 
simulation was structured and then studies conducted to illustrate the converter operating 
modes. The fourth task involved laying out some approximate governing equations for the 
resonant modes and using these equations to infer a synthesis procedure for the converter 
parameters. Fifth, a section was devoted to design nuances and important issues regarding 
circuit realization. These suggestions are intended to guide the designer in fabricating an 
operational unit. Last, a PSPICE simulation was structured in order to validate the ACSL 
simulation and to provide further design guidance. In particular, the PSPICE simulation 
facilitates the inclusion of actual device charactesstics which are particularly important for 
low-voltage designs and high-frequency designs. 
The final aspect of the analysis of this converter involves prototyping. The particular 
circuit under consideration was built in the N P S  Power Systems Lab and some data and 
waveforms were collected. The implementation was at low voltage (50V) and low 
switching frequency (2kHz) but the data did confirm soft-switching operation. The next 
step is to fabricate a unit at higher voltages and-a higher switching frequency. The unit 
should then be evaluated for startup, load dump, load cycling (10%-100%-10%-%loo), and 
over-current conditions. The data of interest includes efficiency, output voltage regulation, 
current regulation and noise. 
“ I  
- 64 - 
REFERENCES 
N. Doerry and J. Davis, "Integrated Power System for Marine Applications," Naval 
Engineers Journal, Vol. 106, pp. 77-90, May, 1994. 
C. Petry and J. Rumburg, "Zonal Electrical Distribution Systems: An Affordable 
Architecture for the Future," Naval Engineers Journal, Vol. 105, pp. 45-51, May, 
1993. 
N. Mohan, T. Undeland and W. Robbins, Power Electronics: Converters, 
Applications, and Design, John Wiley & Sons, New York, 1989. 
K. H. Liu, R. Oruganti and'F. C. Lee, "Quasi-Resonant Converters - Topologies and 
Characteristics," IEEE Trans. Power Electronics, Vol. 2, No. 1, 1987, pp. 62-71. 
K. H. Liu and F. C. Lee, "Zero-Voltage Switching Technique in DCDC Converters," 
IEEE Trans. Power Electronics, Vol. 5,  No. 3, 1990, pp. 293-304. 
W. Tabisz and F. C. Lee, "Zero-Voltage Switching Multiresonant Technique - a 
Novel Approach to Improve Performance of High-Frequency Quasi-Resonant 
Converters," IEEE Trans. Power Electronics, Vol. 4, No. 4, 1989, pp. 450-458. 
0. D. Patterson and D. M. Divan, "Pseudo-resonant Full-Bridge dc/dc Converter," 
IEEE Power Electronics Specialist Con$ Rec., 1987, pp. 424-430. 
J. A. Sabate and F. C. Lee, "Off-line Application of the Fixed Frequency Clamped 
Mode Series-Resonant Converter," Proceedings ZEEE Applied Power Electronics 
eon$, 1989, pp. 213-220. 
V. Grigore and J. Kyyra, "A New Zero-Voltage-Transition PWM Buck Converter," 
Mediterranean Electro-technical Conference, pp. 1241-1245, May 18-20, 1998. 
H. L. Hey, L. Matias, and J. B. Vieira, "A Buck ZC-ZVS PWM Converter," IEEE 
Power Electronics Specialists Conference and Exposition, pp. 1379- 1384, 1994. 
R. N. Prado, "A Novel ZVT PWM Converter Family: Analysis, Simulation and 
Experimental Results," IEEE Applied Power Electronics Specialists Conference and 
Exposition, pp. 978-983, 1994. 
P. Dananjayan and C. Chellamuthu, "A New Constant Frequency Zero Voltage 
Switching Buck Quasi-Resonant Converter," IEEE Power Electronics, Drives and 
Energy Systems for Industrial Growth Conference, pp. 176- 182, 1995. 
- 65 - 
[13] T. Mizoguchi, T. Ohgai, and T: Ninomiya, "A Family of Single-Switch ZVS-CV 
DC-to-DC Converters," IEEE Power Electronics ' Specialists Conference, pp. 1392- 
1398, 1994. 
[ 141 K. T. Chau, "A New Pulsewidth-Modulated Zero-Voltage-Switching Multi-Resonant 
Converter Using Resonant Inductor Freewheeling," IEEE Applied Power Electronics 
Conference and Exposition, pp. 984-990, 1994. 
[15] L. Carlos, D. Ferreira, and V. J. Farias, "A Novel ZCS-ZVS-PWM DC-DC Buck 
Converter For High Switching Frequency: Analysis, Simulation and Experimental 
Results," IEEE Applied Power Electronics Conference and Exposition, pp. 693-699, 
1993. 
[16] L. C. de Freitas and P. R. C. Gomes, "A High-Power High-Frequency ZCS-ZVS- 
PWM Buck Converter Using A Feedback Resonant Circuit," IEEE Power Electronics 
Specialists Conference, pp. 330-336, 1993. 
[17] G. B. Joung, "New Soft-Switched PWM Converter," IEEE Power Electronics 







. . .  
* 7. 
8. 
INITIAL DISTRIBUTION LIST 
Defense Technical Information Center 
8725 John J. Kingman Rd, STE 0944 
Ft. Belvoir, VA 22060-6218 
Dudley Knox Library, Code 52 
Naval Postgiaduate School 
41 1 Dyer Road 
Monterey, CA 93943-5101 
Research Office, Code 09 
Naval Postgraduate School 
589 Dyer Road 
Monterey, CA 93943-5138 
Chairman, Code EC 
Department of Electrical and Computer Engineering 
Naval Postgraduate School 
833 Dyer Road 
Monterey, CA 93943-5121 
Professor John G. Ciezki, Code EC/Cy 
Department of Electrical and Computer Engineering 
Naval Postgraduate School 
833 Dyer Road 
Monterey, CA 93943-5121 
Professor Robert W. Ashton, Code EC/Ah 
Department of Electrical and Computer Engineering 
Naval Postgraduate School : 
833 Dyer Road 
Monterey, CA 93943-5121 
Naval Surface Warfare Center 
Attn: Roger Cooley 
Carderock DivisiordAnnapolis Detachment 
3A Leggett Circle 
Annapolis, MD 21402-5067 
Naval Surface Warfare Center 
Attn: Joe Borraccini 
Carderock DivisiordAnnapolis Detachment 
3A Leggett Circle 











9. Naval Surface Warfare Center 
Attn: Mike Golda 
Carderock DivisiodAnnapolis Detachment 
3A Leggett Circle 
Annapolis, MD 21402-5067 
No. Copies 
1 
67 
